

**IN THE CLAIMS:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**LISTING OF THE CLAIMS:**

1.(Original) A D/A converter circuit, which includes a first current mirror circuit having a plurality of output side transistors provided correspondingly to digits of data to be converted and generates an analog current by obtaining in at least one of the output side transistors a current corresponding to weight of digit of the data, comprising:

a second current mirror circuit connected on an upstream or down stream side of at least one of the output side transistors corresponding to lower digit of the data, wherein operating current ratio of the output side transistor of the second current mirror circuit with respect to an input side transistor thereof is set to  $n : 1$  (where  $n$  is a positive integer) and the analog current is generated by obtaining a current corresponding to weight of digit, which is smaller than 1, on the output side transistor of the second current mirror circuit.

2.(Original) A D/A converter circuit as claimed in claim 1, wherein the current corresponding to the weight of a digit smaller than 1 is outputted to the output terminal of the D/A converter circuit as corresponding to at least one of lower digits of the data to be converted.

3.(Original) A D/A converter circuit as claimed in claim 2, further comprising a constant bias circuit, wherein voltages of the output electrodes of the input side transistor and the output side transistors of the second current mirror circuit are set to a predetermined constant voltage by the constant voltage bias circuit.

4.(Original) A D/A converter circuit as claimed in claim 3, wherein the constant voltage bias circuit includes a constant voltage circuit and a plurality of transistors which are connected in series with the input side transistor and the output side transistors of the second current mirror circuit, respectively, the voltage the output electrodes are set to the constant voltage by setting gates or bases of the plurality of the transistors in series with the input and output side transistors to a predetermined constant voltage by the constant voltage circuit.

5.(Original) A D/A converter circuit as claimed in claim 4, wherein the data to be converted is m-bit data,  $m/2$  is used as the digit having weight of 1 when m is an even number, a center digit is used as the digit having weight of 1 when m is an odd number, the second current mirror circuit is provided for each of digits having weights smaller than 1 and the n is selected correspondingly to the digit having weights smaller than 1, respectively.

6.(Original) A D/A converter circuit as claimed in claim 3, wherein the input side transistor and the output side transistors of the second current mirror circuit and the plurality of the transistors connected in series with the input and output side

transistors are MOS transistors, respectively, and values of the currents, which are obtained by dividing the operating currents of the second current mirror circuit by powers of 2, are distributed to the output side transistors of the second current mirror circuit and outputted to the output terminals, respectively.

7.(Original) A D/A converter circuit as claimed in claim 3, wherein the input side transistor and the output side transistors of the second current mirror circuit and the plurality of the transistors connected in series with the input and output side transistors are MOS transistors, respectively, and the constant voltage bias circuit includes a voltage follower for connecting the output electrode of the output side transistor of the second current mirror circuit to the output electrodes of the input side transistor.

8.(Currently Amended) A D/A converter circuit as claimed in claim 6-~~or 7~~, wherein the data to be converted is 8 bits or more.

9.(Currently Amended) A D/A converter circuit as claimed in claim 6-~~or 7~~, wherein the data to be converted is a gamma corrected display data of 8 bits or more.

10.(currently Amended) An organic EL drive circuit wherein the data to be converted in ~~any of claims 1 to 9~~ is a display data and an organic EL element is driven by an output current of a D/A converter circuit ~~in any of claims 1 to 9~~.

11.(Currently Amended) An organic EL drive circuit comprising a D/A converter circuit as claimed in ~~any of claims 1 to 9~~ and a current source driven by an output current of the D/A converter circuit, for driving an organic EL element, where the data to be converted ~~in any of claims 1 to 9 is a display data~~.

12.(Currently Amended)An organic EL display device comprising an organic EL drive circuit claimed in claim ~~10 or 11~~.